III. IONIC GATE SCREENING BY HSQ AND PMMA
In order to verify whether HSQ is able to effectively mask the ionic liquid, we fabricated a graphene device which was completely covered with HSQ. The measured resistance as a function of both the top gate and back gate separately is given in Figure S3 .
Even though the device is fully covered with HSQ, Figure S3 (b) shows that the change in the top gate voltage causes the resistance to change slightly. This change is small and indicative of a low capacitance. On plotting the gating curves of the top gate and back gate on the same scale ( Figure S3(c) ), it can be seen that the change in the resistance because of the top gate is comparable to that due to the back gate. This indicates that the capacitance between the electrolytic top gate and graphene is smaller than what would be expected from a few nanometres thick Debye layer and that the high capacitance due to the electrolyte has been suppressed.
We also made another device using PMMA overexposed at a dose of 10000 µC/cm 2 which completely covers the graphene flake. The gating curves for this device are shown in Figure S4 . The resistance changes with the top gate and the slope dG/dV T G is more than that of the back gate. However, the magnitude of the change is small compared to that of the back gate. It is possible that there are small areas within PMMA that the ionic liquid can percolate through and affect graphene.
We also applied large top gate voltages (∼ 4.5 V) to the bilayer graphene device that is presented in the main text. This caused corrosion of the electrodes. From the optical image given in Figure S5 , we find that the electrodes covered by the HSQ are unaffected, once again indicating that the HSQ is an effective mask for the ionic liquid. Ignoring the quantum capacitance by treating the graphene as a metal, we model the device as a system of conductors as shown in Figure S7 . The back gate, graphene and top gate are denoted by 1, 2 and 3 and they overlap vertically with overlap areas A i as indicated.
Neglecting fringing fields, we can write the capacitance matrix relating the charge on each conductor Q i to its potential V i as:
The effective capacitance per unit area between the back gate and graphene with the top gate at a fixed potential is
= 0 with f as the area on conductor 2 on which charge accumulates (f ≈ A 1 + A 3 ).
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From the device geometry, we estimate the capacitance with ǫ a = 3.9ǫ 0 , ǫ b = 16.5ǫ 0 [2], A 1 = (425 µm) 2 , A 3 = (80 µm) 2 , b = 1 nm, a = 300 nm, f = (425 µm) 2 . Figure S7 gives the factor of increase in the back gate capacitance as a function of the ionic liquid drop dimension. 
The Fourier transform of f P V 1 lies along the 1/V BG axis and f P V 2 lies along the 1
The values of f P V i , i = 1, 2 are found by masking with a Gaussian and taking the inverse transform.
Since, for the data at 120K, acquisition of the photovoltage at each top gate voltage involves heating and cooling, the data is sampled coarsely at intervals of 0.1 V, with 17 points ranging from -0.8 V to 0.8 V, we have only shown the function form of f P V 2 in the main text.
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VIII. MEASUREMENT CIRCUIT
Light of wavelength 635 nm modulated at 145 Hz is focused on the junction using a microscope objective. A current of 50 nA at 550 Hz is applied across the source and drain to measure the resistance. Two lock-in amplifiers, at 145 Hz and 550 Hz are used to measure the photovoltage and the resistance respectively. (see Figure 1 (a) in the main text).
13
IX. THERMAL CYCLING STABILITY
We have verified that the p-n junction formed using the technique demonstrated in the paper is not affected by thermal cycling. We have measured both the resistance and photovoltage with before and after 15 thermal cycles between measurements taken at the same top gate voltage. Figures S15, S11 and S12 show plots of resistance taken at three different temperatures 30, 60 and 120 K for different top gate voltages. The two plots are plotted in blue and green and there are 15 thermal cycling between them. All plots show both forward and backward sweeps of the gate voltage so that hysteresis, if present, can be identified. At all three temperatures, the gating curves overlap indicating that the p-n junction created is immune to thermal cycling effects.
Similarly, the photovoltage has also been measured at 30 K and 60 K and is shown in Figures S13 and S14 , with 15 thermal cycling events between the curves. Here, the difference between the two measurement st is more pronounced. However, the trend is clearly the same. We noticed a decrease in the top gate capacitance during the first heating and cooling cycle where it decreased from 90 C BG to 40 C BG (C BG : back gate capacitance) and subsequently remained stable over the course of measurements which involved more than 50 thermal cycles.
X. TEMPERATURE DEPENDENCE
In Figure S15 , we have plotted the product of the photovoltage and temperature as a function of the back gate voltage for different top gate voltages. Since the 30 K and 60 K curves overlap, the photovoltage P V ∝ 1/T in this temperature range.
FIG. S15. Temperature dependence of the photovoltage shown by plotting the product of the photovoltage and temperature at different top gate voltages.
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